To reduce system size, the functions of many TTL logic chips could be packed into a single custom gate array.